Abstract-We report record contact resistance and transconductance in locally back-gated black phosphorus p-MOSFETs with 7-nm thick HfO 2 gate dielectrics. Devices with effective gate lengths, L eff , from 0.55 to 0.17 μm were characterized and shown to have contact resistance values as low as 1.14 ± 0.05 -mm. In addition, devices with L eff = 0.17 μm displayed extrinsic transconductance exceeding 250 μS/μm and ON-state current approaching 300 μA/μm.
with 20-nm SiO 2 gate dielectric and both n-type and p-type behavior have been demonstrated [16] . In addition, transconductance values as high as 180 μS/μm have recently been reported using 300-nm gate-length top-gated devices with 21-nm HfO 2 [17] . In this letter, we demonstrate the operation of locally back-gated BP FETs with thin (7 nm) HfO 2 dielectrics and channel lengths ranging from 0.55 μm to 0.17 μm. We report devices with record high extrinsic transconductance >250 μS/μm and drive current approaching 300 μA/μm at V DS = −2 V and V GS = −2.5 V. We have also extracted the contact resistance and have achieved a value of 1.14 ± 0.05 -mm, the lowest reported to date for BP FETs.
II. DEVICE FABRICATION
A locally back-gated geometry was utilized in this letter in order to allow scaling of the gate dielectric. An optical micrograph of the completed device and a diagram of the contacts are shown in Fig. 1 . The fabrication started by using electron beam lithography (EBL) to pattern alignment marks on a Si/SiO 2 substrate with 110 nm SiO 2 thickness. Next, EBL was used to pattern the local back gates. After exposing openings in PMMA, the SiO 2 was recessed by 50 nm using a combination of dry and wet etching. Electron beam evaporation was then used to deposit 10 nm Ti and 40 nm Pd as the gate metal. Next, 7 nm HfO 2 was deposited at 300°C by atomic layer deposition (ALD).
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. A BP flake, exfoliated from a bulk crystal, was then aligned and transferred onto the back gate using a PDMS stamp. The transferred flake was large enough, so that contacts with different spacing could be deposited onto it. Atomic force microscopy indicated the thickness of the flake was 10.7 ± 0.8 nm. EBL was utilized to pattern contact openings, followed by deposition and lift-off of contact metallization consisting of 5 nm Ti and 100 nm Au. Finally, in order to protect BP from atmospheric degradation, 35nm HfO 2 was deposited at 200°C using ALD. Scanning electron microscopy was used to confirm the contact separations, which were determined to be 0.17 μm, 0.26 μm, 0.36 μm, 0.45 μm and 0.55 μm. The BP flakes were not patterned and therefore the dimension of the flake determined the transistor width.
III. RESULTS
Electrical measurements were performed in a vacuum probe station at room temperature using an Agilent B1500A semiconductor parameter analyzer. The transfer length method was used to determine the contact resistance between the metal contacts and the BP as a function of gate voltage. In this technique, the contact resistance is extracted by determining the y-intercept of the width-normalized resistance, R tot W , plotted vs. channel spacing, L:
Here, μ is the effective mobility, C ox is the capacitance per unit area and V th is the threshold voltage. Fig. 2(a) shows a plot of R tot W vs. L at V GS = −1.5 V along with the best fit straight line. The value of R C W extracted from these measurements as a function of gate voltage is shown in Fig. 2(b) . The contact resistance is observed to decrease at more negative gate voltages and reaches a minimum value of 1.14 ± 0.05 -mm at V GS = −1.5 V. To our knowledge, this is the lowest reported contact resistance for BP devices to date. While in other semiconductors such as Si and TMDs, Ti aligns near or above mid-gap, previous reports have shown that Ti aligns nearer to the valence band edge in BP [16] . The results in [16] also suggest that further improvement in the contact resistance could be possible by using higher work function metals such as Pt or Pd. The mobility was also extracted from the TLM measurements using the slope of the R tot W vs. L characteristic in (1) . The value of C ox in (1) was estimated to be 2.1 μF/cm 2 based upon the thickness of 7.0 nm for HfO 2 measured by ellipsometry on a control sample and a relative dielectric constant of ε r = 16.6 extracted from MIM capacitors on a separate sample. The mobility value was determined to be 44 cm 2 /Vs at V GS = −1.5 V, a value that is significantly lower than recently published values for BP on SiO 2 [7] , [8] , [11] , [13] , [14] , [16] . This discrepancy could be due to interface roughness scattering as well as remote phonon scattering associated with the top and bottom HfO 2 layers [18] . However, additional studies need to be performed to understand the transport limitations in these structures.
The room-temperature I D vs. V DS characteristics of the BP MOSFET with 0.17 μm channel length are shown in Fig. 3(a) . The device displays excellent saturation behavior, though some degree of ambipolar turn-on behavior is observed at high V DS and low V GS . The drive current approaches 300 μA/μm at V GS = −2.5 V. The devices are enhancementmode and have an on-to-off current ratio of 1.2 × 10 3 at V DS = −0.1 V, where this value has been defined as the ratio between the drain current at V GS = −2.5 V and the minimum I D value. Since the 10-nm BP flake has a narrow band gap, the increase in the leakage current at higher drain bias is due to carrier injection near the drain. This effect is especially enhanced in our devices due to the strong gate control and overlap between the drain and gate electrodes, which leads to very high electric field at the drain contact at high V DS . As a result, the on-to-off current ratio decreases to 115 (8.4) at V DS = −1 V (V DS = −2 V). The gate leakage current did not exceed 100 pA/μm for all bias conditions. We extracted the extrinsic transconductance, g m , for different values of V DS for all channel lengths and the results for L = 0.17 μm are shown in Fig. 4 . A maximum g m over 250 μS/μm was obtained at V GS = −2.5 V and V DS = −2.0 V. High g m was also observed at low voltage with peak g m = 100 μS/μm at V DS = −0.5 V. In general, we found g m increased with decreasing gate length, particularly at low V DS , as shown in the inset of Fig. 4 . We note that the high g m was accompanied by relatively low output conductance, even at the shortest gate lengths, suggesting that excellent RF performance should be obtainable using the buried gate configuration, particularly if the device can be designed to minimize the overlap capacitance. In addition, due to the ultra-thin dielectric, gate-length scaling well into the sub-100-nm regime should be possible.
IV. CONCLUSION
In conclusion, we have fabricated locally back-gated field effect transistors using black phosphorus with ultrathin HfO 2 dielectric and short channel lengths. These devices displayed record transconductance and contact resistance values compared to previous black phosphorus devices reported in the literature. These encouraging results show that MOSFETs based upon black phosphorus are promising for future high-performance CMOS applications.
